UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/680,208	10/08/2003	Alan J.A. Trainor	115-34US/12667/100119	7464	
23838 VENIVONI 8- I	7590 12/26/2007 KENYON LLP	EXAM	EXAMINER		
1500 K STRE		ISAAC, STANETTA D			
SUITE 700 WASHINGTO	ON. DC 20005		ART UNIT	PAPER NUMBER	
	,		2812		
			MAIL DATE	DELIVERY MODE	
•			12/26/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary		Application No.	ication No. Applicant(s)					
		10/680,208		TRAINOR, ALAN	J.A.			
		Examiner		Art Unit	7			
		Stanetta D. Isaac		2812				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIO WHICHEVER IS LONGER, FROM TH - Extensions of time may be available under the proving after SIX (6) MONTHS from the mailing date of this If NO period for reply is specified above, the maximum Failure to reply within the set or extended period for Any reply received by the Office later than three moderned patent term adjustment. See 37 CFR 1.704	IE MAILING DAT isions of 37 CFR 1.136(communication. um statutory period will reply will, by statute, ca nths after the mailing da	TE OF THIS CO (a). In no event, howe apply and will expire S ause the application to	MMUNICATION ver, may a reply be time SIX (6) MONTHS from to become ABANDONED	l. ely filed he mailing date of this co) (35 U.S.C. § 133).				
Status								
1) Responsive to communication(s	Responsive to communication(s) filed on <u>03 May 2007</u> .							
2a) This action is FINAL .	This action is FINAL . 2b)⊠ This action is non-final.							
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims								
4) ☐ Claim(s) <u>1-26</u> is/are pending in the day Of the above claim(s) <u>3,4,8,1</u> 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) <u>1,2,5-7,9-12,15,16.17,1</u> 7) ☐ Claim(s) is/are objected the distribution of the day o	13,14,20,21 and 18,22-24 and 26 0.	is/are rejected.		eration.				
Application Papers		siconori roquiror						
9) The specification is objected to be 10) The drawing(s) filed on <u>08 Octobe</u> Applicant may not request that any Replacement drawing sheet(s) inclu 11) The oath or declaration is objected	e <u>er 2003</u> is/are: a objection to the drauding the correction	awing(s) be held in is required if the	in abeyance. See e drawing(s) is obje	37 CFR 1.85(a). ected to. See 37 CF	FR 1.121(d).			
Priority under 35 U.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Revie 3) Information Disclosure Statement(s) (PTO/SB.			Interview Summary (Paper No(s)/Mail Dat Notice of Informal Pa	te				
Paper No(s)/Mail Date <u>4/19/05 &11/01/05</u> .	6) 🔲 (Other:						

10/680,208 Art Unit: 2812

DETAILED ACTION

This Office Action is in response to the amendment and election filed on 5/03/07 and 10/12/06, respectively. Currently, claims 1-26 are pending.

Election/Restrictions

- 1. Applicant's election without traverse of claims 1-26 in the reply filed on 10/12/06 is acknowledged. Applicant cancelled claims 27-32.
- 2. Newly submitted claims 3, 4, 8,13, 14, 20, 21, and 25 are directed to an invention that is independent or distinct from the invention originally claimed for the following reasons: the above claims are drawn to method claims

Since applicant has received an action on the merits for the originally presented invention, this invention has been constructively elected by original presentation for prosecution on the merits. Accordingly, claims 8, 13, 14, 20, 21 and 25 withdrawn from consideration as being directed to a non-elected invention. See 37 CFR 1.142(b) and MPEP § 821.03.

Information Disclosure Statement

3. The information disclosure statements (IDS) were submitted on 4/19/05 and 11/0105. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Drawings

4. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference sign(s) mentioned in the description: 211a and 212a.

10/680,208

Art Unit: 2812

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

5. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference character(s) not mentioned in the description: 205. Corrected drawing sheets in compliance with 37 CFR 1.121(d), or amendment to the specification to add the reference character(s) in the description in compliance with 37 CFR 1.121(b) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Art Unit: 2812

Specification

6. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 112

- 7. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 8. Claim 7 recites the limitation "the second semiconductor process" in line 2. There is insufficient antecedent basis for this limitation in the claim.

9.

Claim Rejections - 35 USC § 102

10. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 11. Claims 1, 2,5, 6, 7, 9-12,15-19, 22-24 and 26, are rejected under 35 U.S.C. 102(b) as being anticipated by Kitsukawa et al., US Patent 5,844,853.
- 12. Kitsukawa discloses the semiconductor apparatus as claimed. See figures 1a-18, and corresponding text where, Kitsukawa teaches pertaining to claims 1 and 17, an electronic apparatus comprising: a first integrated circuit semiconductor die 8a comprising: a first signal conditioning circuit integrated within the first integrated circuit die for performing a first signal conditioning function on a signal propagating along a first signal path (figure 3a; col. 3, lines 55-

10/680,208

Art Unit: 2812

- 67); a first ancillary circuit integrated 22 within the first integrated circuit die and electrically coupled to the first signal conditioning circuit for other than performing the first signal conditioning function and for use by the first signal conditioning circuit during operation thereof (figure 3a; col. 4, lines 1-7); a second integrated circuit semiconductor die 8b comprising a second signal conditioning circuit integrated within the second integrated circuit die for performing a second signal conditioning function on a signal propagating along a second signal path that is different than the first signal path (figure 3b; col. 3, lines 55-67; col. 4, lines 1-7); a second ancillary circuit integrated 24 within the first integrated circuit semiconductor die and electrically coupled to the second signal conditioning circuit for other than performing the second signal conditioning function and for use by the second signal conditioning circuit during operation thereof (figures 3a and 3b; col. 3, lines 55-67; col. 4, lines 1-8); a substrate for supporting the first and second integrated circuit semiconductor dies and for providing electrical connection to and from the first and second integrated circuit semiconductor dies (figure 2a; col. 3, lines 30-55).
- 13. Kitsukawa teaches, pertaining to claim 2, wherein the first signal conditioning function and the second signal conditioning function provide similar signal conditioning operations (col. 4, lines 1-7).
- 14. Kitsukawa teaches, pertaining to claim 5, wherein the first signal conditioning circuit comprises at least a power amplifier circuit and where the function of the first signal conditioning circuit is for amplifying of an input signal using the at least a power amplifier circuit.

10/680,208

Art Unit: 2812

- 15. Kitsukawa teaches, pertaining to claim 6, wherein the second signal conditioning circuit comprises at least a power amplifier circuit and where the function of the second signal conditioning circuit is for amplifying of an input signal using the at least a power amplifier circuit.
- 16. Kitsukawa teaches, pertaining to claim 7, wherein the second semiconductor process does not facilitate manufacturing and integration of the second ancillary circuit therein (figure 3a-3b).
- 17. Kitsukawa teaches, pertaining to claim 9, wherein the first ancillary circuit comprises at least one of voltage regulation circuitry and temperature control circuitry (figures 3a and 3b; col. 4, lines 1-7).
- 18. Kitsukawa teaches pertaining to claim 10, wherein the second ancillary circuit comprises at least one of voltage regulation circuitry and temperature control circuitry (col. 4, lines 7-25).
- 19. Kitsukawa teaches, pertaining to claim 11, wherein the first integrated circuit die is derived from a first semiconductor wafer comprised of one of Si, SiGe, GaAs, InP, and GaN. (col. 1, lines 15-17)
- 20. Kitsukawa teaches pertaining to claim 12, wherein the second integrated circuit die is derived from a second semiconductor wafer the other one of Si, SiGe, GaAs, InP, and GaN (col. 1, lines 15-17).
- 21. Kitsukawa teaches, pertaining to claim 15, wherein the first integrated circuit die comprises a first interface port connected to the second ancillary circuit and wherein the second integrated circuit die comprises a second interface port connected to the second signal conditioning circuit, the second signal conditioning circuit for being connected to the second ancillary circuit using the first and second interface ports (figure 3a and 3b).

10/680,208 Art Unit: 2812

- 22. Kitsukawa teaches, pertaining to claim 16, wherein the second signal conditioning circuit is for performing the second signal conditioning function in conjunction with operation of the second ancillary circuit (figures 3a and 3b).
- 23. Kitsukawa teaches, pertaining to claim 18, wherein the second integrated circuit die cannot provide the second function without operation of the second ancillary circuit (figure 3a and 3b; col. 4, lines 1-25)
- 24. Kitsukawa teaches, pertaining to claim 19, wherein the first signal conditioning function and the second signal conditioning function provide similar signal conditioning operations (figures 3a and 3b).
- 25. Kitsukawa teaches, pertaining to claim 22, wherein at least one of the first signal conditioning circuit and the second signal conditioning circuit comprises at least a power amplifier circuit. (figure 12; col. 7, lines 62-67l col. 8, lines 1-11)
- 26. Kitsukawa teaches, pertaining to claim 23, wherein the first ancillary circuit and the second ancillary circuit each comprises at least one of voltage regulation circuitry and temperature control circuitry (col. 4, lines 1-7).
- 27. Kitsukawa teaches, pertaining to claim 24, wherein the first integrated circuit die is derived from a first semiconductor wafer comprised of one of Si, SiGe, GaAs, InP, and GaN (col. 1, lines 15-17).
- 28. Kitsukawa teaches, pertaining to claim 26, comprising a module substrate for supporting the first and second integrated circuit semiconductor dies and for providing electrical connection to and from the first and second integrated circuit semiconductor dies (col. 4, lines 1-7).

10/680,208

Art Unit: 2812

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stanetta Isaac Patent Examiner December 20, 2007

SUPE.